Re: Through-hole via on Si

From: Ashutosh Shastry (as@ee.iitb.ac.in)
Date: Fri Jul 13 2001 - 00:35:26 EDT


Hi,

We have done that in the past for some BioMEMS application.

We use EDP with oxide mask for <100> wafers.

Regards,

-Ashutosh-

================================================================================
        Ashutosh Shastry Research Associate,
        Graduate Student, Microelectronics Group,
        School of Biosciences and Electrical Engineering Dept.,
        Bioengineering,
        Phone: 091-22-5721791 I.I.T. Bombay, INDIA 400 076.
        Email: shastrys@vsnl.com Phone:091-22-5723655
===============================================================================
        O Traveller, there is no such thing as PATH...
                                        .....paths are MADE by walking.
================================================================================

On Thu, 12 Jul 2001, Hiren Thacker wrote:

Hi:

        I am trying to create anisotropic through hole vias on a Si wafer. Has
anyone done this kind of Si etch before? Please email me at
hdt@ece.gatech.edu if you have as I'd like to get more information about
this process.

thanks,

Hiren Thacker
Georgia Institute of Technology



This archive was generated by hypermail 2b29 : Tue Mar 09 2004 - 07:49:05 EST