3D Circuits and Systems Group Microsystems Technology Laboratories
MIT Links

SysRel: System-Level  IC Reliability
SysRel is a thermal-aware circuit layout-level interconnect reliability assessment tool for 2D and 3D Integrated Circuits. For more information GO TO SYSREL SITE

Wafer Bonding Research @ MTL
For more information on 3D integration research at MTL visit Prof. Reif's 3D Integration Research site.

MIT Logo