Near-room-temperature Processed Metal Oxide Field Effect Transistors for Large-area Electronics

Sponsorship: Hewlett-Packard

Recently, sputtered metal-oxide-based field effect transistors (FETs) have been demonstrated with higher charge carrier mobilities, higher current densities, and faster response performance than amorphous silicon FETs, which are the dominant technology used in display backplanes [1-2]. Furthermore, the optically transparent semiconducting oxide films can be deposited in a near-room-temperature process, making the materials compatible with future generations of large-area electronics technologies that require use of flexible substrates. [3]. It is possible to process FETs by shadow-mask patterning, but this method limits the range of feature sizes, accuracy of pattern alignment, and scalability of the process to large substrates. Consequently, our project aims to develop a low-temperature, lithographic process for metal oxide-based FETs, similar to one developed for organic FETs [4], that can be integrated into large-area electronic circuits.

Using an organic polymer, parylene, as the gate dielectric and indium-tin-oxide (ITO) for source/drain contacts, top-gate, lithographically processed FETs have been fabricated on glass substrates using ZnO:In$_2$O$_3$ channel layers. Figure 1 shows a micrograph of a completed FET, with current-voltage characteristics shown in Figure 2.

A reproducible FET process requires consistent control of material properties of the metal oxide semiconductor film. We examine the effect of varying deposition conditions (e.g., target composition, O$_2$ partial pressure, film thickness) and post-deposition treatment on DC- and RF-sputtered amorphous oxide thin films in the In$_2$O$_3$-ZnO system. The electrical properties of thin films are determined through resistivity and Hall measurements. These measurements are used as a guide to determine processing conditions for the fabrication of oxide-based field effect transistors and circuits.

**REFERENCES**


