Figure 1

Figure 1: Array-based test structure using NMOS devices under test with shared pull-up PMOS device.

Figure 1: Array-based test structure using NMOS devices under test with shared pull-up PMOS device.