Figure 1

Figure 1: Proposed multiple TSV and long-range pattern density induced variation characterization circuit approach for a mixed nMOS and pMOS transistor array.