Figure 1

Figure 1: Schematic of the nanocapacitor arrays processing.