Figure 2

Figure 2: DC inverter transfer characteristic for an enhancement/ depletion inverter fabricated using the two-VT metal oxide FET process. For both driver and load FETs, W/L = 100 μm/25 μm. At VDD = 3V, inverter gain is >20 and noise margins are >1V on either side.

  • Contents

  • Faculty Profiles, Research Abstracts, and Research Centers

  • Tags

    Akintunde Akinwande Anantha Chandrakasan Brian Wardle Carlijn Mulder Carl Thompson Caroline Ross Charles Sodini Chih-Hao Chang CICS Clifton Fonstad Dana Weinstein Dimitri Antoniadis Duane Boning Eugene Fitzgerald Faraz Najafi Francesco Marsili George Barbastathis Hae-Seung Lee Harry Tuller Ichiro Masaki Jason Sussman Jeffrey Lang Jesus del Alamo Jing Kong Joel Dawson Joel Voldman Jongyoon Han Judy Hoyt Karen Gleason Karl Berggren Lan Wei Luca Daniel Luis Velásquez-García Marc Baldo Omar Mysore Philip Reusswig Rajeev Ram Sang-Gook Kim Sangeeta Bhatia Scott Manalis Sean Bishop Tomas Palacios Vitor Manfrinato Vladimir Bulovic Vladimir Stojanovic