Designing on-chip networks optimized for a cache coherence protocol is critical for many-core processors to achieve peak efficiency in energy,…