Figure 1

Figure 1: Chip architecture of 1-Mb FeRAM prototype with time-to-digital sensing circuits elucidated.