yip_msfe_01

Figure 1: System block diagram of the mixed-signal front-end for ECG monitoring including all voltage and current references, and clock generation.