sinangil_sram_02

Figure 2: Access time is limited by the worst-case bit-cell’s discharge time of the RBL by the worst-case SA offset. Decreasing input offset from 130mV to 50mV results in almost 2 times less discharge time for the worst-case bit-cell.