IEEE TRANSACTIONS ON ELECTRON DEVICES. VOL. 38, NO. 9, SEPTEMBER 1991

Strained-Insulator InₓAl₁₋ₓAs/n⁺-In₀.₅₃Ga₀.₄₇As Heterostructure Field-Effect Transistors

Sandeep R. Bahl, Student Member, IEEE, Walid J. Azzam, and Jesus A. del Alamo, Member, IEEE

Abstract—In an effort to enhance the conduction band discontinuity between channel and insulator, InₓAl₁₋ₓAs/n⁺-In₀.₅₃Ga₀.₄₇As HFET's have been fabricated with InAs mole fractions in the InₓAl₁₋ₓAs gate insulator of x = 0.52 (lattice matching), 0.48, 0.40, and 0.30. We have experimentally found that decreasing the InAs mole fraction in the insulator results in reduced forward- and reverse-bias gate currents, increased reverse gate breakdown voltage, and reduced real-space transfer of hot electrons from channel to gate. We have found that down to x = 0.40, these improvements trade off with a slightly reduced transconductance, but the gain in gate bias swing results in an increase in maximum current drivability. From x = 0.40 to x = 0.30, there is a drastic decrease in transconductance, coincident with a high density of MISFIT dislocations. Wide-bandgap InₓAl₁₋ₓAs insulator HFET's with x = 0.40 show promise for power microwave applications.

I. INTRODUCTION

In long-wavelength optical and ultra-high-frequency microwave telecommunication applications In₀.₅₂Al₀.₄₈As/In₀.₅₃Ga₀.₄₇As Heterostructure Field-Effect Transistors (HFET's) on InP are of great interest. The advantages of this material system are many. In₀.₅₂Ga₀.₄₇As has a higher peak electron velocity, and a higher room-temperature mobility than GaAs [1]. In addition, it has a larger Γ-L separation and a lower effective mass [1]. In₀.₅₂Al₀.₄₈As/In₀.₅₂Ga₀.₄₇As provides better electron confinement than AlGaAs/GaAs because of its large (0.5 eV) [2], as compared to 0.3 eV [3] for AlGaAs/GaAs conduction-band discontinuity.

Modulation-doped field-effect transistors (MODFET’s) from this material system have shown excellent performance [4]. However, MODFET’s suffer from the effects of DX centers [5]-[7], transconductance collapse at high gate-source bias [8], and a reduced gate breakdown voltage due to the presence of doping impurities in the insulator. Metal-insulator doped-semiconductor FET’s (MIDFET’s), however, do not have any dopants in the gate insulator and therefore do not have the above drawbacks [10]. This leaves much greater freedom in the gate insulator design [11]. In addition, their excellent high-frequency performance, comparable with MODFET’s of the same gate dimensions, has been recently shown [11]-[14].

In any HFET, it is desirable to get the highest possible conduction-band discontinuity ΔEc. Doing so reduces the gate leakage current, allowing a larger maximum forward gate voltage. In the InₓAl₁₋ₓAs/In₀.₅₂Ga₀.₄₇As system, this can be done by increasing the AlAs mole fraction, i.e., by decreasing the InAs mole fraction x in the InₓAl₁₋ₓAs insulator layer. In a MIDFET this should result in improved drain current drivability. In a MODFET, this is not necessarily the case because the insulator is heavily doped and the maximum forward gate bias is limited by the formation of parasitic MESFET [8], [9]. In addition, changing the InAlAs composition from that at lattice-matching in the direction of increased AlAs introduces additional DX-like centers [15], which could have a negative impact on MODFET performance. The MIDFET is therefore very well suited for a strained InₓAl₁₋ₓAs insulator.

Decreasing the InAs composition of InAlAs rapidly brings about an increase in the conduction-band discontinuity (ΔEc) between the InₓAl₁₋ₓAs insulator and the In₀.₅₂Ga₀.₄₇As channel (Fig. 1). In fact, one gains rapidly till an InAs fraction of about 0.32, at which point the conduction-band minimum changes from the Γ to the X valley [16] and the rate of increase of ΔEc becomes minimal. However, changing the InAs fraction of In₀.₅₂Al₀.₄₈As also changes its lattice constant from that of InP, introducing strain. Therefore, for a given gate-insulator thickness, a critical value of InAs mole fraction is expected to exist beyond which dislocations are formed at the channel-insulator interface, possibly resulting in severely degraded device performance. The study of this fundamental tradeoff from a device perspective is the purpose of this paper.

To explore the minimum tolerable (InAs) composition in the insulator, we have fabricated InₓAl₁₋ₓAs/n⁺-In₀.₅₂Ga₀.₄₇As MIDFET’s with x = 0.52, 0.48, 0.40, and 0.30. Extrapolating from the coefficients of InAs and AlAs using the method of Van de Walle [17] to include the effects of strain, ΔEc is expected to increase from 0.49 eV

0018-9383/91/0900-1986$01.00 © 1991 IEEE
at \( x = 0.52 \) to 0.56 eV at \( x = 0.48 \), 0.67 eV at \( x = 0.40 \), and 0.81 eV at \( x = 0.30 \). The Schottky-barrier height will be approximately 0.2 eV greater than these numbers, since the surface Fermi level of the \( \text{In}_{0.53} \text{Ga}_{0.47} \text{As} \) cap is pinned 0.2 eV below its conduction band [18]. The following benefits have been experimentally confirmed in these MIDFET's: reduced gate leakage, improved gate breakdown voltage, and reduced real-space transfer of hot electrons from the channel to the gate. In addition, our results also show that decreasing the \( \text{InAs} \) fraction from 0.40 to 0.30 results in a sharp decrease in device transconductance. This has been found to be due to a large density of misfit dislocations, which restrict current flow [19].

II. EXPERIMENTAL

A cross section of the device structure is shown in Fig. 2. Four wafers were grown by MBE in MIT's Riber 2300 system. They were grown with \( \text{InAs} \) mole fractions in the \( \text{In}_{1-x} \text{Al}_{x} \text{As} \) gate barrier layer of 0.52 (lattice matching), 0.48, 0.40, and 0.30. The starting material was semi-insulating Fe-doped \( \text{InP} \). Surface preparation of the \( \text{InP} \) wafer was carried out using a 3:1:1 \( \text{H}_{2}\text{SO}_{4}:\text{H}_{2}\text{O}_{2}:\text{H}_{2}\text{O} \) etch followed by a 1:20 bromine-methanol etch. The device structure consists (from bottom to top) of a 1000-Å undoped \( \text{In}_{0.53} \text{Ga}_{0.47} \text{As} \) buffer layer, a 100-Å undoped \( \text{In}_{0.53} \text{Ga}_{0.47} \text{As} \) subchannel, a 100-Å heavily Si doped \( \text{N}_{2} = 4 \times 10^{15} \text{cm}^{-3} \) \( \text{In}_{0.53} \text{Ga}_{0.47} \text{As} \) channel, a 300-Å undoped \( \text{In}_{0.53} \text{Ga}_{0.47} \text{As} \) gate insulator layer, and an undoped 50-Å \( \text{In}_{0.53} \text{Ga}_{0.47} \text{As} \) cap. The subchannel separates the channel from the reverse \( \text{InGaAs}/\text{InAlAs} \) interface, improving transport characteristics [20]. In the \( \text{AlGaAs}/\text{GaAs} \) system, impurity segregation towards the interface, as well as interface roughness, has been known to cause a poor reverse interface [21].

Device fabrication is similar to that used in [22]. In summary, isolation was performed by chemically etching a mesa down to the \( \text{InP} \) substrate using a \( \text{H}_{2}\text{SO}_{4}:\text{H}_{2}\text{O}_{2}:\text{H}_{2}\text{O} \) 1:10:220 etch. For the ohmic contacts, 1500 Å of AuGe followed by 300 Å of Ni were evaporated, lifted off, and alloyed at 350°C for 1 min. For the gate, 300 Å of Ti, then 2000 Å of Au were e-beam evaporated and lifted off. This Ti/Au procedure was repeated to form the contact pads.

\( I-V \) characteristics were measured for devices with a nominal gate length of 1.5 \( \mu \)m and width of 30 \( \mu \)m. The actual gate lengths (measured by SEM) ranged from 1.4 to 2.1 \( \mu \)m, with an average of 1.8 \( \mu \)m. At these small gate lengths, the devices are velocity saturated at their operating points. The differences in the peak transconductances and drain currents should therefore be more representative of changes in the material, rather than due to changes in gate length. To show these trends, we have randomly selected ten devices from our one-eighths pieces of 2-in wafers, and have plotted our data with error bars representing two standard deviations. In all devices considered here, electron transport takes place along the \( [011] \) direction. The nominal gate-source spacing is 2 \( \mu \)m. Transmission-Line Model (TLM) measurements were used to obtain the contact resistance. The extrinsic channel sheet resistance and the source resistance were obtained by the all-electric Floating-Gate Transmission-Line Model (FGTLM) method [23], [24].

The gate \( I-V \) characteristics were measured with the drain and source contacts shorted to ground, and the gate terminal biased. For lack of a better definition, we defined the reverse breakdown voltage at a gate current of 0.3 mA, which corresponds to about 3.5% of the peak drain current of the reference device. All measurements were done using an HP4145A semiconductor parameter analyzer.

III. RESULTS

Fig. 3 is a plot of the transconductance versus gate-source voltage of representative devices from each of the four wafers. These data were obtained for \( V_{ds} = 4 \text{ V} \). For the \( x = 0.52, 0.40 \), and 0.30 devices, two major trends are noticeable as \( x \) is decreased. First, the peak \( g_{m} \) decreases as \( x \) is decreased. This decrease is more pronounced between \( x = 0.40 \) and \( x = 0.30 \) than between \( x = 0.52 \) and \( x = 0.40 \). Values calculated by averaging over ten devices show a decrease in peak \( g_{m} \) from 218 mS/mm at \( x = 0.52 \) to 189 mS/mm at \( x = 0.4 \) to 127 mS/mm at \( x = 0.3 \). This is a drop of 13% for \( x = 0.4 \) and a drastic 42% for \( x = 0.3 \) from the reference device. As discussed later, this has been found to be due to the presence of a large density of misfit dislocations in the \( x = 0.3 \) sample [19]. Secondly, the \( g_{m} \) versus \( V_{gs} \) curve becomes flatter and remains positive for larger \( V_{gs} \), as \( x \) is
decreased. This results in a more linear device which is able to handle a larger input voltage swing. The $x = 0.48$ device is anomalous in that its peak $g_m$ is lower than that of the $x = 0.40$ device. The $x = 0.48$ devices were slightly misaligned, resulting in a larger source resistance, which could be responsible for this effect.

Fig. 4 shows the variation of the contact resistance $R_s$, the sheet resistance $R_{sh}$, and the source resistance $R_s$ with $x$. The values of $R_s$ are averages over five TLM structures, and the values of $R_s$ and $R_{sh}$ over five FGTLM structures. $R_s$ monotonously increases with decreasing $x$. Auger electron spectroscopy on ohmic contacts to AlGaAs/GaAs MODFET’s has shown that in a good ohmic contact, the Al migrates out of the barrier layer into the contact metal [25]. A larger Al fraction in the barrier, which results in a larger $R_s$, is consistent with a model involving the destruction of the barrier by Al outdiffusion in the process of forming the ohmic contact. $R_{sh}$ is fairly constant from its value at lattice matching down to $x = 0.40$, but then increases for $x = 0.30$. A large density of misfit dislocations, partially depleting the channel, would increase $R_{sh}$. The value of $R_s$, directly measured from the FGTLM, is consistent with the value calculated from $R_s$ and $R_{sh}$, i.e., $R_s = R_g + L_g \times R_{sh}$, where $L_g$ represents the separation from source to gate. The $x = 0.48$ device, due to its larger gate-source gap (as indicated by SEM measurements), has a higher $R_s$ than would be predicted by interpolation. This could explain its anomalous $g_m$ result.

Fig. 5 shows the variation of $g_m$, $g_{me}$, and $I_{d(max)}$ with $x$. These values are averages over ten devices, with the error bar representing two standard deviations. The intrinsic transconductance $g_{me}$ was calculated using the measured $R_s$ values above. Both $g_m$ and $g_{me}$ decrease with decreasing $x$ while $I_{d(max)}$ increases up to $x = 0.52$ from its value at $x = 0.52$ in spite of the decreased $g_m$. This is due to the gain in operating range into higher $V_g$ that the increase in $\Delta E_c$ has permitted.

Fig. 6 shows the variation of gate current with gate voltage for devices with $L_g = 1.5 \mu m$, and $W_g = 30 \mu m$ at $V_d = 0 V$. The forward gate current decreases for devices with lower $x$. This is expected because of the increase in conduction band discontinuity between the In$_{0.53}$Ga$_{0.47}$As channel and the In$_{x}$Al$_{1-x}$As gate. As seen by the broader $g_m$ versus $V_g$ curves (Fig. 3), this decrease has resulted in an increased operating range. This benefit, however, is not realized for low forward $V_g$, as seen in Fig. 6, and is attributed to gate-edge leakage. The edge leakage path is the poor Schottky barrier formed between
the mesa edge and the gate metal overlap where the gate metal comes in direct contact with the heavily doped channel. Edge leakage has been shown to significantly influence the forward characteristics of devices of this type [26]. On the scale of Fig. 6, the reverse current is negligible.

Fig. 7 shows the variation of the gate current with drain-source voltage for each of the four InAs compositions at $V_{ds} = 1.2$ V. The gate current initially decreases with increasing $V_{gs}$ due to the reduction of the forward gate-channel bias on the drain half of the channel. For the InAs fractions of 0.52 and 0.48, an increase in $I_d$ is observed at a certain threshold of $V_{th}$, followed by subsequent saturation. Since similar effects have been reported for real-space transfer (RST) transistors [27], [28], we attribute this effect to the real space transfer of electrons from the channel to the gate. Note that the threshold $V_{th}$ for RST increases with an increase in $\Delta E_c$; and in fact, RST is essentially nonexistent for $x \leq 0.40$. The RST $V_{th}$ threshold was also seen to increase with lower $V_{ds}$. These observations are consistent with the fact that a larger electric field in the channel is required to initiate RST over a higher barrier. Our results show that RST is reduced with increasing conduction-band discontinuity, and given a large enough $\Delta E_c$, can actually be eliminated.

For our HFET's, real-space transfer of electrons is a deleterious mechanism since it decreases the drain current, as displayed in Fig. 8, which shows the drain current versus the drain-source voltage for each of the InAs fractions at a gate voltage of 1.2 V. On comparing Figs. 7 and 8, it is seen that for the devices with InAs fractions of 0.52 and 0.48, the increase in gate current is coincident with the decrease in drain current. This negative differential resistance region in insulating-gate HFET's has been observed by other authors [28], [29]. $I_d$ is not degraded when RST is minimized. The increased $I_d$, the reduction in the operating point gate current, and the reduction of unstable negative resistance regions are the merits of reduced RST in these wide-bandgap insulator devices.

A final advantage of the strained-insulator MIFET's is the enhanced gate-channel breakdown voltage. This reverse-bias gate-channel diode characteristics are shown in Fig. 9. As mentioned above, we have defined breakdown at a gate leakage current of 0.3 mA. Breakdown voltages of 13.7, 16.1, 22.7, and 28.8 V were measured for devices with InAs fractions of 0.52, 0.48, 0.40, and 0.30, respectively. The rapid increase of breakdown voltage with a reduction in InAs mole fraction makes wide-bandgap insulator MIDFET's attractive for power microwave applications.

IV. DISCUSSION

The gain in conduction-band discontinuity at lower InAs fractions is not fully evident in the low-voltage forward $I_d-V_{ds}$ characteristics of the devices (Fig. 6). As mentioned previously, this is attributed to leakage at the gate metalse edge overlap [26]. Heterostructure diodes without this edge leakage path were measured to separate out this effect. These diodes have an area of 10 000 $\mu$m², about 220 times the area of the device gate. Since the gate is fully contained inside the mesa, there is no gate–mesa edge overlap [26]. Fig. 10 shows their forward characteristics for each at 300 and 100 K. The flat-band voltage for these diodes is calculated to be 0.4 V. For the low (InAs) diodes, turn-on does not occur till well beyond flatband (see Fig. 10), i.e., turn-on is directly limited by the conduction-band discontinuity [12]. However, it is possible that a large density of misfit dislocations could result in Fermi-level pinning at the interface, giving the effect of a larger $\Delta E_c$ [31] and artificially increasing the turn-on voltage of the $x = 0.30$ diode. For all $x$, cooling the diodes have resulted in a drastic reduction in forward diode current. This suggests that the dominant forward-gate current mechanism is thermionic emission, since thermionic emission is suppressed both by a reduction in temperature and an increase in $\Delta E_c$. The promising forward current reduction of the low (InAs) diodes show that edge isolation technology is necessary for a more effective reduction in forward $I_d$ in these wide bandgap In$_{1-x}$Al$_x$As HFET's.
The reverse diode characteristics are plotted in Fig. 11 for each x at 300 and 100 K. For reverse bias, the Schottky barrier limits the diode current. The presence of three distinct regions is noted in order of increasing reverse-bias: pre-threshold, plateau, and breakdown. The pre-threshold to plateau transition corresponds to the channel being pinched off, thereby saturating the area-related gate leakage component [26]. As x is decreased, this pre-threshold reverse leakage current sharply decreases, corresponding to a larger barrier height of the gate metal/In,Al_,As Schottky junction for smaller x. For x = 0.3, the enhancement in the Schottky barrier height has virtually eliminated the reverse leakage current. For smaller x, the plateau region becomes wider, and breakdown occurs at higher values of reverse bias. The x = 0.30 diodes broke down destructively, and with a lot of noise, at 25 to 50 µA, whereas the other diodes had a soft, nondestructive fairly smooth breakdown. The breakdown voltage of these diodes is lower than that of the FET's because the diodes have four sharp corners on the mesa, while the FET gates consist of parallel edges. While the mechanism for eventual breakdown is not clear, a reduction in temperature has reduced the reverse leakage resulting in a larger breakdown voltage. The reduction in reverse current both with a reduced InAs mole fraction (larger Schottky-barrier height), and a reduction in temperature points to thermoelectric emission. The destructive and noisy breakdown of the x = 0.3 device perhaps corresponds to the onset of another mechanism.

As x is reduced from lattice matching, strain builds up in the In,Al_,As layer. The x = 0.52 and x = 0.48 devices fall within the Matthews–Blakeslee critical layer limit of x = 0.45 for 300-Å thickness [30]. The x = 0.40 and x = 0.30 devices fall outside. We have, using a dark-field optical microscope, seen misfit dislocations in the x = 0.4 and x = 0.3 processed device samples. A more complete description is presented in [19]; the main conclusions are summarized here. The dislocations are unidirectional and run along [011]. For the x = 0.4 and x = 0.3 samples, devices with current flow along [011] had a higher transconductance and lower sheet resistance than devices with current flow along [011], i.e., perpendicular to the dislocation. Devices on the x = 0.52 and x = 0.48 samples showed no such orientation dependence. From these data and other data supporting Fermi-level pinning at the misfit dislocation [31], we deduce that misfit dislocations partially deplete the portion of the channel in their proximity. The orientation dependence arises because these (cylindrical) depletion regions provide more of a bottleneck to current flow perpendicular, rather than parallel to them. For a low dislocation density (x = 0.4), devices with current flow along the dislocations, [011], are only slightly degraded, whereas devices with current flow perpendicular to the dislocations, [011], are considerably degraded. For a high dislocation density (x = 0.3), however, even devices with current flow along [011] are significantly degraded. These dislocations, however, do not contribute to increasing forward or reverse leakage currents, and the effects of increased ΔE, and Schottky barrier heights are clear from Figs. 10 and 11. Our results show that the benefits of decreasing the InAs mole fraction of the In,Al_,As insulator continue beyond the critical layer limit, as long as the dislocations are sufficiently sparse and the current is oriented along the dislocation.

The characteristics obtained for reduced (InAs), devices make them promising for power microwave applications. Fig. 12 shows the I-V characteristics up to V_,d = 10 V of the x = 0.4 device. In this photograph, the power has been restricted, as devices were not mounted on a heat sink, and burnt out at higher power. Well-behaved characteristics have been obtained.

V. CONCLUSIONS

In,Al_,As/n⁺-In₀.₃Ga₀.₇As HFET's have been fabricated with a decreased InAs fraction in the In,Al_,As...
insulating layer. Reduced InAs (or enhanced AlAs) mole fractions in the insulator result in increased gate Schottky-barrier height and an increased $\Delta E$, between the channel and the insulator. This has important benefits for the device, such as reduced gate leakage current, increased reverse breakdown, and reduced real space transfer. The tradeoff in decreasing the InAs mole fraction, however, is a decrease in the peak transconductance from the introduction of mist fit dislocations. However, $I_{on}$ actually increases for a certain range of decreasing (InAs), due to the greater voltage range applicable to the gate. The $x = 0.40$ and $x = 0.30$ devices are over the Matthews–Blakeslee limit of $x = 0.45$ for the 300-A-thick layer, and have a unidirectional array of mist fit dislocations in the [011] direction. For current flow in [011], the transconductance of the $x = 0.30$ device was drastically degraded, but the $x = 0.40$ device showed only slightly degraded transconductance. For our device design, our results at $x = 0.4$ show this to be close to the optimal composition of the In$_{1-x}$Al$_x$ As insulator. Our results show that the benefits of decreasing the InAs mole fraction of the In$_{1-x}$Al$_x$ As insulator are available slightly beyond the Matthews–Blakeslee critical layer thickness, despite the presence of mist fit dislocations, for current flow in the direction of the dislocation. Wide-bandgap In$_{1-x}$Al$_x$ As devices show promise for power microwave applications.

ACKNOWLEDGMENT

The authors wish to acknowledge Prof. C. G. Fonstad for the use of his MBE.

REFERENCES

[26] S. R. Baib and J. A. del Alamo, "An In$_x$Ga$_{1-x}$As/n−In$_x$Ga$_{1-x}$As as heterostructure field-effect transistor with an In-enriched channel," Proc. 2nd Int. Conf. on InP and Related Compounds (Denver, CO, Apr. 1990), p. 100.
Sandeep R. Bahl (S’84) was born in Delhi, India, on March 26, 1964. He was awarded the RPI International Scholarship to attend the Rensselaer Polytechnic Institute, Troy, NY, and received the S.B. degree Summa Cum Laude in electrical engineering in 1985. For his Bachelors project, he worked under Prof. S. K. Ghandhi on the characterization of OMVPE CdTe layers on GaAs. In 1988, he received the S.M. degree in electrical engineering from the Massachusetts Institute of Technology, Cambridge. His Masters research involved the design and fabrication of a Hi-frequency Silicon Power MOSFET for use in a dc–dc converter. He is presently a Ph.D. candidate with Prof. del Alamo in the Electrical Engineering and Computer Science department at the Massachusetts Institute of Technology. His current research interests include device physics, device modeling and simulation, and the fabrication and growth of InAlAs/InGaAs HFETs on InP.

Mr. Bahl is a member of Tau Beta Pi and Eta Kappa Nu.

Walid J. Azzam was born in Dubai, U.A.E., in 1968. He received the International Baccalaureate degree from the International School of Choueifat in 1986, the B.S. degree in physics and the B.S. degree in electrical engineering from the Massachusetts Institute of Technology, Cambridge, in June 1990, and is currently working toward the Ph.D. degree at the Department of Applied Physics at Stanford University, Stanford, CA. From June 1988 to August 1990, he worked with Prof. del Alamo at MIT, doing research on heterostructure field-effect transistors based on compound semiconductors. Mr. Azzam is a member of Sigma Pi Sigma, Tau Beta Pi, and Sigma Xi.

Jesus A. del Alamo (S’79–M’85) received the degree of Telecommunications Engineer from the Polytechnic University of Madrid, Madrid, Spain, in 1980, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1983 and 1985, respectively. From 1977 to 1981 he was a Research Assistant at the Institute of Solar Energy of the Polytechnic University of Madrid, working on silicon solar cells. At Stanford University he carried out his Ph.D. research on minority-carrier transport in heavily doped silicon and its relevance to bipolar transistors and solar cells. From 1985 to 1988 he was a Research Engineer with NTT LSI Laboratories in Atsugi (Japan) where he conducted research on heterostructure field-effect transistors (HFET’s) based on InP, InAlAs, and InGaAs. Since 1988 he has been Assistant Professor at the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge. His current interests include high-performance HFET’s based on compound semiconductors that contain In and novel quantum-effect devices with one-dimensional carrier confinement. He is the current holder of the ITT Career Development Professorship at MIT. In 1991, he was awarded the Presidential Young Investigator Award by NSF.

Dr. del Alamo is a member of The American Physical Society and the Japanese Society of Applied Physics.